

# INFORMATION DISCLOSURE CITATION

PTO-1449

 ATTY. DOCKET NO.  
9797-0022-999

 SERIAL NO.  
09/353,547

 APPLICANT  
S. Sidiropoulos

 FILING DATE  
07-04-99

 GROUP  
2734

## U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
K	5,614,855	03-25-97	Lee et al.	327		
K	5,554,945	09-10-98	Lee et al.	327		
C	5,513,327	04-30-96	Farmwald et al.	395		
K	5,485,490	01-16-96	Leung et al.	375		
K	5,432,823	07-11-95	Gasbarro et al.	375		

## FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

K	"A Semidigital Dual Delay-Locked Loop" ; Stefanos Sidiropoulos; IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, November 1997
K	"A 2Gb/s/pin CMOS Asymmetric Serial Link"; Chang et al; 1998 Symposium on VLSI Circuits Digest of Technical Papers

EXAMINER

*Kevin J. Linn*

DATE CONSIDERED

5/5/03

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.